To achieve both of a high peak performance and low average power characteristics, frequency-voltage cooperative control processor has been proposed. The processor schedules its operating frequency according to the required computation power. Its operating voltage or body bias voltage is adequately modulated simultaneously to effectively cut down either switching current or leakage current, and it results in reduction of total power dissipation of the processor. Since a frequency-voltage cooperative control processor has two or more operating frequencies, there are countless scheduling methods exist to realize a certain number of cycles by deadline time. This proposition is frequently appears in a hard real-time system. This paper proves two important theorems, which give the powerminimum frequency scheduling method for any types of frequency-voltage cooperative control processor, such as V dd -control type, V th -control type and V dd -V th -control type processors. key words: low power, dynamic voltage frequency scaling (DVFS), adaptive body biasing, V dd -hopping, V th -hopping
Introduction
Continual progress of fabrication technology has been realizing expansion of a processing performance and higher integration of LSI. In sub-decimicron era, it also brings unexpected increase of power dissipation so that how to reduce power dissipation is becoming still more important. To achieve both of a high peak performance and low average power characteristics, Ref. [1] proposes V dd -control type DVFS (Dynamic Voltage and Frequency Scaling) processor. This processor supports operation on two or more different frequencies, and power dissipation is effectively cut down by dynamic control of operating voltage according to frequency. Since a DVFS processor has two or more operating frequencies, there are countless scheduling methods exist to realize a certain number of cycles by deadline time. This proposition is frequently appears in a hard real-time system. For example, if five frequencies of f 0 , f 1 , f 2 , f 3 and f max are available on a DVFS processor, three scheduling methods shown in Fig. 1 realize same operating cycles; however, these methods consumes quite different amount of energy.
In case that the power dissipation of a processor can † † The author is with the Department of Computer and Systems Engineering, Kobe University, Kobe-shi, 657-8501 Japan.
a) E-mail: kawakami@cs28.cs.kobe-u.ac.jp DOI: 10.1093/ietfec/e88-a.12.3290 be modeled only with dynamic power component, Ref. [2] proves some important theorems about the power-minimum frequency scheduling. However, subthreshold leakage current is actualized in recent years, and it is occupying the great portion of the total power dissipation compared to that of the dynamic component. Because the subthreshold leakage current can be reduced by control of threshold voltage of transistors, Ref. [3] proposes a V th -control type DVFS processor, which modulates the threshold voltage. Moreover, in order to cut down both dynamic power and leakage power, Ref. [4] proposes a V dd − V th -control type DVFS processor. If it rushes into the full-scale sub-decimicron era, various leakage current, such as gate leakage current, DIBL current, GIDL current and so on, will be actualized. Therefore, a variety of frequency-voltage cooperative control processor will be developed. This paper analytically derives the power-minimum frequency scheduling for the frequencyvoltage cooperative control processors which will play an important role in the leakage-dominant technology era. The rest of the paper is organized as follows. Section 2 will explain ideas of frequency-voltage cooperative control processors, and reveal relation between power dissipation and operating frequency. In Sect. 3, two important theorems will be proved. These Theorems give the power-minimum frequency scheduling which is uniquely settled. In Sect. 4, power reduction ratio will be actually estimated in case of MPEG4 encoding process. Finally, Sect. 5 will summarize findings of this work. nents, switching current P dy , short circuits current P sc and leakage current P leak . They are expressed as Eqs. (1)- (4) . The first and second terms of Eq. (4) represent power dissipation of subthreshold leakage current and gate leakage current, respectively. References [7] , [8] tried formulating gate leakage current by means of many parameters precisely. According to Refs. [7] , [8] measured gate leakage is monotone increase function of gate voltage, in other words, supply voltage.
The maximum operating frequency of a processor f max can be modeled as Eq. (5) [5] .
where k is delay coefficient, n is logic depth of critical path and a is velocity saturation index (1 < a ≤ 2). Equation (5) means larger operating frequency of a processor requires either larger operating voltage or smaller threshold voltage. From Eq. (1)- (4), such modification increases P dy , P sc and P leak . Therefore, P is a monotonous increase with respect to f (Eq. (7)). Utilizing this characteristics, a frequencyvoltage cooperative control processor reduces power dissipation through changes of operating voltage and/or threshold voltage according to the change of operating frequency. Threshold voltage is modulated through control of substrate bias voltage using the substrate effect taken by Eq. (6) [4] .
where V t0 : constant for a given technology process γ: body factor φ B : flatband voltage V bb : body bias voltage.
In addition, since P dy is directly proportional to f , increasing rate of P is larger than that of f . Therefore,
d f is also monotonous increase described as Eq. (8).
The SPICE simulation was performed in order to confirm that f and P satisfy the relations of Eqs. (7) and (8) sors. Figure 4 shows the relation between V dd -V bn combination and f max . It can grasp that larger V dd or V bn achieves larger f max . Figure 3 illustrates the derived V dd -V bn combinations that minimize power dissipation for operating at 50, 100, 150, 200 and 250 [MHz] .
Relations between f and P are shown in Fig. 5 . Normalized power dissipation is plotted on the vertical axis. The leakage current consumes 65.1% of total power dissipation in case of V dd -control processor at 250 [MHz] operation. The curves which are obtained by parameter fitting with Eq. (9) are also drawn in Fig. 5 . The fitting parameters of each type of processors are shown in Table 1 . These curves of all of the three certainly satisfy Eqs. (7) and (8) .
Energy-Minimum Frequency Scheduling
In this section, two important theorems are proved under the following assumptions. These two theorems give energyminimum frequency scheduling for executing a process with a certain number of cycles by deadline time.
Assumptions
1. The relation between P and f of a frequency-voltage cooperative control processor satisfies Eqs. (7) and (8) Also in case that power dissipation is mainly occupied only with that of dynamic, the first assumption is satisfied [2] . Therefore the theorems proved in the rest of this section are approved in that case.
Case of Continuous Operating Frequency
If a frequency-voltage cooperative processor can use continuously variable frequencies, Theorem 1 is approved.
Theorem 1:
Constant control at an ideal frequency f I minimizes energy dissipation for an operation with a given cycle H during a given time constraint T f .
Proof:
Processing time operating at frequency f is expressed as t( f ) which is a function of f . The function t( f ) satisfies Eqs. (10) and (11) .
Power dissipation P( f ) is expressed as Eq. (12) by Taylor series and the remainder term.
where
Energy dissipation E is calculated as follows;
Description of the interval was omitted in Eqs. (13) [2] states that the frequency scheduling controlled to the fixed f I realizes the minimum energy dissipation.
• In addition to zero, only one frequency can be chosen.
• Only V dd -control type processor is considered.
• Power dissipation other than dynamic power can be disregarded.
Theorem 1, however, states that the fixed f I realizes the minimum energy dissipation even in the following conditions.
• Two or more frequencies can be chosen.
• Any types of frequency-voltage cooperative processor can be considered.
• Power dissipation other than dynamic power can be regarded.
Case of Discrete Operating Frequency
Because using continuously variable voltage and frequency is infeasible [6] , a frequency-voltage cooperative processor has only discretely variable frequency-voltage combinations. In such case, Theorem 2 is approved.
Theorem 2:
Frequency scheduling satisfying following two conditions minimizes energy dissipation for an operation with a given cycle H by a given time constraint T f .
A. Utilizing two frequencies of f a and f b , which are immediate neighbors to f I and satisfy
Proof: In case that a processor has m operating frequencies, let us consider an arbitrary frequency control for an operation with a given cycle H during a given time constraint T f . The jth operating frequency f j and the period t j in which the processor running at f j satisfy Eqs. illustrates a example of m level frequency scheduling.
Now consider three periods t i , t i−1 and arbitrary one t k out of the remaining periods. Total energy dissipated during these three periods is expressed as Eq. (21).
If operation cycles of these three periods ( Fig. 7(a) ) is executed by only f i and f i−1 ( Fig. 7(b) ), energy dissipation is changed to E calculated with Eq. (22).
Since the two controls achieves same cycles at the same duration, Eqs. (23) and (24) are approved.
Time differences for the period at f i and f i−1 are calculated as Eqs. (25) and (26).
(a) Control with three frequencies.
(b) Control with two frequencies.
Fig. 7
Replacement of frequency control.
Therefore, the difference of energy dissipation between two controls is calculated as follows. (29) is always positive, which is proved as Lemma 1 in Appendix. Hence Eq. (30) is obtained.
It states that (m − 1) level control dissipate less energy than m level control. If the above-mentioned proposition is recursively applied for (m − 2) times, the periods for other than f i and f i−1 become equal to zero.
Here, t i and t i−1 are uniquely determined to (31) and (32), therefore Theorem 2 is approved.
Lemma 1:
Shorter a period in which processor operates at a higer frequency than f i is, smaller energy dissipation becomes.
Proof: Considering a case that a processor have only three frequencies of f i+1 , f i , f 0 in the proof of Theorem 2, it is immediate that smaller t i+1 becomes, in other words more operation cycles processed at f i+1 are executed at f i , less energy is consumed. Consideration 2: Theorem 2 demonstrates that the powerminimum frequency scheduling method is identical with that of Ref. [2] even if all types of DVFS processors and leakage power are considered.
In reality, it is difficult to know the ideal frequency before starting or finishing processes so that many practical frequency scheduling algorithms have been proposed to reduce power dissipation [9] , [10] for V dd -control type DVFS processors. These algorithms have following common idea.
• Ensuring of real time constraint, where all processes are finished before there dead line time comes.
• Shortening period in which processor operates at a higher frequency.
Theorem 2 and Lemma 2 guarantee that these practical scheduling algorithms are also effective with all types of DVFS processors in leakage-dominant technology era.
Application for MPEG4 Encoding Process
In case that a software is performed on a normal processor which has only one operating frequency, the processor always runs at the fixed maximum frequency despite of the workload of that software. On the other hand, the frequencyvoltage cooperative control processors are set at suitable frequencies depending on the kind of software and they can save power dissipation as compared to the normal processor. The suitable frequencies are beforehand estimated in simulations.
If the required performance fluctuates according to input data for processing, finer frequency control even for one kind of software can achieve the further power reduction. Motion video encoding is one of such the software. For example, in case that MPEG4 visual encoding software is implemented on M32700 µT-Engine [13] which has a 32bits RISC, the required frequencies for QCIF (176 × 144 pixel) at 15 [frame/s] real-time encoding are 99.6 ( Fig. 8(a) ), 139.5 ( Fig. 8(b) ), 164.3 ( Fig. 8(c) ) and 166.8 ( Fig. 8(d) ) [MHz] .
Combining this characteristic and the frequencyvoltage cooperative control processor, Ref. [12] effectively cut down the power dissipation for software base MPEG4 visual encoding. It proposes the frequency control for every frame according to the predicted workload. Reference [12] changes the frequency and voltages only once in a frame as illustrated in Fig. 9(b) . If frequency control is performed according to Theorem 2 as indicated in Fig. 9(c) , further power reduction can be achieved.
Power dissipation ratio r is estimated by assuming three kinds of V dd − V th -control type processors shown in Table 2 . Each of which have six, four or three discrete operating frequencies. The power dissipation ratio r is calculated from Eqs. (33) 
where E min : theoretical minimum energy dissipation drawn from Theorem 1, E one : energy dissipation of the onelevel scheduling, E two : energy dissipation of the two-level scheduling drawn from Theorem 2, E conv : energy dissipation of conventional scheduling, f : operating frequency re- Figure 10 shows the calculated power ratio r. It indicates the following results. 1. The frequency scheduling derived from Theorem 2 can effectively reduces power dissipation. Especially in Type I, almost the minimum value of Theorem 1 is realized. In case of "Akiyo" with Type I processor, 44.6% of power reduction is estimated. 2. As the number of operating frequency decreases, the power reduction becomes small in case of the frequency scheduling proposed in Ref. [12] . On the other hand, the frequency scheduling derived from Theorem 2 keeps its effectiveness even with Type II or Type III processor. Difference between the one-level scheduling and the two-level scheduling becomes maximum of 23.3% in case of "Mobile & Calendar" with Type II or Type III processor.
These results demonstrate that the frequency scheduling derived from Theorems is practically effective to cut down power dissipation in leakage-dominant technology era.
Conclusion
To achieve both of a high peak performance and low average power characteristics, three types (V dd -control, V thcontrol and V dd -V th -control) of DVFS processor have been proposed. According to workload running on processors, DVFS can reduce power dissipation of processors by means of frequeycy-voltage (supply voltage or/and threshold voltage of MOS transistors) cooperative control. This paper derived two relations of Eqs. (7) and (8) which are approved between power dissipation and voltage of three types of DVFS processors. Equations (7) and (8) are confirmed by SPICE simulation. This paper also proved two important theorems about the energy-minimum frequency scheduling of DVFS processors. These two theorems guarantees that frequency scheduling algorithms proposed to V dd -control type processor are applicable to V th -control type and V dd -V th -control type of processors. The frequency-voltage cooperative control processors will play a much more important role in the coming full-scale sub-decimicron era together with the power-minimum scheduling derived by the two theorems.
